

Verilog 2021.05.14

### Module

Module:基本組成單元	module module_name (輸出入埠 型態 名稱, 輸出入埠 型態 名稱);//需與硬體連接之輸出入埠
語法協定:	<b>參數定義; //</b> 無需與硬體連接之輸出入埠
每行結束後需有分號,表示敘述完畢。	參數初值設定;
單行註解://註解	電路功能 敘述;//每個敘述如果大於兩行,用begin end連接
	endmodule
多行註解:/*註解*/	

數字規格:<size>'<base format><number>

ex: 4'b1111 4bit 二進位數 = 1111 16'd255 16bit 十進位數 = 255 //base format default為十進位

## Input/Output

- 接線方向
- Input : wire only
- Output : reg /wire
- Inout : wire only

### Wire/Register

- 接線型態
  - 接線(Net): wire 用於連接硬體
  - 暫存器(Register): reg 資料儲存空間,也可以如接線 般交流
  - 參數(Parameter): parameter,設定定值



### Clock

• 在硬體語言中,所有的依據都是以硬體引入的時脈(clock)做為來源的依據。



## 條件判斷

### • If -else

#### ••••

else <begin> <statement\_or\_null> <end>

#### case

case(<expression>) Case1 : <begin> <statement or null> <end> Case2:(<expression>) <begin> <statement or null> <end> ..... Default: <begin> <statement or null> <end> endcase



//初值設定

initial begin

clk2 = 1'b0;

cnt = 20'b0;

end

```
//創造一秒的時脈
```

always @(posedge clk)begin //觸發條件

```
if (cnt == 999999) cnt <= 0; //counter數到99999把其歸0,表示1MHz去數一秒的總數
```

else cnt <= cnt+1;</pre>

end

always @(posedge clk)begin

if (cnt <= 499999) clk2 <= 0; //duty cycle 50%</pre>

else clk2 <= 1; //1MHz的計數器數1000000所以在一半的地方做反相

end

```
//判斷上能用 <= ,就不要用 <
```

endmodule

VIVADO

### Installing Vivado and Digilent Board Files

- Vivado 設計套件,是 FPGA 廠商 Xilinx (賽 靈思)公司 2012 年發布的集成設計環境, 幫助實現 FPGA 整合與開發。(前身為ISE)
- Digilent Board Files 為 Vivado設計環境提供 Digilent 板卡訊息幫助快速實現板卡整合。

# Vivado 設計套件

- Vivado為 RTL 設計提供了一個合成,整合和驗證除 錯的工作環境。
- Vivado 軟體包含
  - IP Integrator:用於設計嵌入式處理器系統的硬體部分。 您可以指定 ARM Cortex-A9 處理器內核, IP 周邊及這些 組件的互連及其相應的詳細配置。
  - Software Development Kit: SDK 是一個集成的開發環境, 與 Vivado 互補,用於 C / C ++ 嵌入式軟體應用程序創建 和驗證。 SDK 是基於Eclipse 開源框架所構建的。
  - Vivado 邏輯分析儀:分析&除錯硬體設計。

### 到 Xilinx website 下載WebPack版本

🕻 Downloads X 🕂										- 0	ı ×
← → C ☆ A https://www.xilinx.com/support/download/index.html/cont	tent/xilinx/en/downloadNav/vi	vado-design-tools/arch	hive.html				<b>0-7</b> ☆	Ma 🔤	<u>۶</u>	8 🚱	<b>(</b>
🐔 XILINX	Applications	Products	Developers	Support	About	ス 戸 <b>(0)</b> Q					
	Xilinx.com. Xilinx.com. Linx.com. Xilinx	4: WebPACK and Editic ler (EXE - 50.44 MB) 5988206d6d17af24f2a 4: WebPACK and Editic 0.67 MB) 0505f62ad81db88ab63 4: All OS installer Singl 1026646632f1a6bd1cc iformation loading? bove require the instal -in) download managet gs may not permit the roperly. If you wish to l please see AR#68334.	ons - Windows Self 11137a452fff ons - Linux Self Extracting 36def9951628 le-File Download (TAR/GZIP e0d4d2e52d6 llation and use of a r. Your company's policy download manager to be bypass the use of the Xilinx								
	Vivado Lab Sol	lutions - 2016.4	Full Product Installation	) Develoed Tee		. Il Des duct la stallation					
	Important Inform Vivado Lab Edition is targeted for use in th and logic/serial IO de requires no certificat 32- bit OS platforms	mation a new, compact, and s e lab environments. It abug of all Vivado supp e or activation license	standalone product provides for programming ported devices. Lab Edition key and supports 64- and	Last Updated	c F	Jan 25, 2017					4

#### https://www.xilinx.com/support/download.html





#### Quick Start

Create Project > Open Project >

#### Tasks

Manage IP > Open Hardware Manager > Xilinx Tcl Store >

#### Learning Center

Documentation and Tutorials > Quick Take Videos > Release Notes Guide >

💫 New Project		<b>x</b>
Project Name Enter a name for you	ur project and specify a directory where the project data files will be stored.	
Project name:	專案名稱(只能用英文)	8
Project location:	档案位置(只能用革文)	Ø
Create project	I subdirectory	
Project will be cre	ated at: C:/Users/Di/Desittop/day3/Hello_world/Hello_world	
?	< <u>B</u> ack <u>N</u> ext > <u>F</u> inish	Cancel



 RTL: Register Transfer Level,是一種對同步數位電路的抽象模型,這 種模型是根據數位訊號在硬體暫存器、存儲器、組合邏輯裝置和匯 流排等邏輯單元之間的流動,以及其邏輯代數運作方式來確定的。 (from 維基百科)

# 添加與撰寫 Verilog 程式

#### Project Manager -> Add sources 增加檔案



# 新增設計

À Add Sources					×
	Add Sources This guides you through the process of adding	g and creating sou	irces for your projec	t	
	Add or create design sources				
	<ul> <li>Add or create simulation sources</li> </ul>				
<b>?</b>		< <u>B</u> ack	Next >	Einish	Cancel

# Create File 新增 top.v 主程式

#### 🝌 Add Sources

#### Add or Create Design Sources

Specify HDL, netlist, Block Design, and IP files, or directories containing those file types to add to your project. Create a new source file on disk and add it to your project.

$ +_{j}  =  + + $	🝌 Create Source File 🛛 🗙					
	Create a new source file and add it to your project.					
	<u>F</u> ile type:	🔞 Verilog	~			
	File name:	top.v	$\otimes$			
	Fil <u>e</u> location:	🛜 <local project="" to=""></local>	~			
[	?	ОК	Cancel			
Scan and add RTL include files into	0					
✓ Copy sources into project						
Add sources from subdirectories						

 $\times$ 

### Test Bench



# 設定模擬

À Add Sources		$\times$
HLx Editions	Add Sources         This guides you through the process of adding and creating sources for your project         Add or greate constraints         Add or create design sources         Add or create design sources         Add or create simulation sources	
EXILINX ALL PROGRAMMABLE.	< <u>Back</u> <u>Finish</u> Cancel	

# 設定模擬:Create file

#### Å Add Sources

#### Add or Create Simulation Sources

Specify simulation specific HDL files, or directories containing HDL files, to add to your project. Create a new source file on disk and add it to your project.



×

Specify simulation set: 🔓 sim_1	🝌 Create Sourc	e File		
+,   -   +   +	Create a new so project.	ource file and add it to yo		
	<u>F</u> ile type:	🐼 Verilog	~	
	File name:	top_tb	8	
Γ	Fil <u>e</u> location:	🛜 <local project="" to=""></local>	~	
Scan and add RTL include files into p	?	ОК	Cancel	
Copy sources into project				
Add sources from subdirectories				
$\checkmark$ Include all design sources for simula	tion			

# 設定模擬:完成 test bench

project_2 - [C:/Users/S4-805-04/Desktop	/058/project_2/project_2.xpr] - Vivado 2018.3		- 0 X
<u>File Edit Flow T</u> ools Rep <u>o</u> rts	Window Layout View Run Help Q- Quick Ac	cess	Ready
			📰 Default Layout 🛛 🗸
Flow Navigator 🗧 🗘 🗧 🗧 🚊	SIMULATION - Behavioral Simulation - Functional - sim_1 - ts		? ×
Y PROJECT MANAGER	Scope Sources × 2 □ □	TEST.v x ts.v x Untitled 5 x	285
Settings			
Add Sources			×
Language Templates	Design Sources (1)	│♀≌└ <u>★│҂∣ぇ■ы</u> ×径式所参照的时间,単Ш	٥
T IP Catalog		time scale的單位/	^
+ II Gatalog	Simulation Sources (1)		
V IP INTEGRATOR	∨	4 // Engineer:	
Create Block Design	✓ ● 🖬 ts (ts.v) (1)	5 · · · · · · · · · · · · · · · · · · ·	
Ones Black Design	u1 : TEST (TEST.v)	o v clean dan da	
Open Block Design	> 🗁 Utility Sources	8 // Module Name: ts	
Generate Block Design		9 W Project Name:	
		11 // Tool Version:	
✓ SIMULATION		12 // Description:	
Run Simulation		13 : // 14 : // Decendencies:	
✓ RTL ANALYSIS		16 // Revision:	
> Open Elaborated Design		17 : V Revision (00) - He Created 18 : V Additional Comments	
		19 //	
✓ SYNTHESIS			
Run Synthesis			
> Open Synthesized Design		23 cpindule ts;	
		24 reg clk; wing (7-0)cot	
IMPLEMENTATION		25 wire (12)	
Run Implementation		27 TEST al(	
> Open Implemented Design		28 - clk(clk), 29 - cnt(cnt),	
		30 .c1k2(c1k2)	
PROGRAM AND DEBUG		a, );	
👫 Generate Bitstream		24 ; 33 ⊕ initial begin	
Open Hardware Manager		34 O clk = 1'b0;	
Open Terget		35 O	
Open Larget		37 // 50MHz clk	
Program Device		30 O hlways #10 clk = ~clk;	
Add Configuration Memory Devic	Hierarchy Libraries Compile Order	39 ⊡ prdinotule ≪	×
	Tel Console Messages Log		

## 設定模擬: Run Simulation



## 設定模擬: Simulation result

🍌 project_1 - [D:/Zybo_training/pl_le	led/project_1.xpr] - Vivado	2017.4									
<u>File Edit Flow Tools 1</u>	<u>W</u> indow Layout <u>V</u> iew	<u>Run</u> <u>H</u> elp	Q+ Quick Acce	35							Ready
■ + + = = ×	Ν 🖬 🌣 Σ	% Ø X		10 us	✓ Ξ	C				B Default Layour	t v
Flow Navigator 😤 🌲 ? 🔔	SIMULATION - Behavioral	Simulation - Func	tional - sim_1 - top_tt	1							? ×
<ul> <li>PROJECT MANAGER</li> <li>Settings</li> </ul>	Scope × Sources		2 0 _ <b>0</b>	Objects Q	?	_ 0 6 ×	top.v × top.xdc × top.	_tb.v × Untitled 1	× ±ri+File elimi		? 0 6 <b>0</b>
Add Sources Language Templates 약 IP Catalog	Name  Understand	Design Unit top_tb top	Block Type Verilog Module Verilog Module	Name	Value 0 0	Data T ^ Logic Logic	Name	Value O		1.00.00	0 ns ^
<ul> <li>IP INTEGRATOR</li> <li>Create Block Design</li> <li>Open Block Design</li> <li>Generate Block Design</li> <li>SIMULATION</li> <li>Run Simulation</li> </ul>	gun	yion	vering module	/ <b>-</b> accolsoj	0	лиау	™ PL_CPU_RESET > Ing LED[3:0]	0	0		
RTL ANALYSIS     Open Elaborated Design     SYNTHESIS				<		· ·		< :			×
Run Synthesis     Open Synthesized Design     IMPLEMENTATION     Run Implementation     Open Implemented Desig	Tcl Console     ×     Mess       Q     X     \$     II       INFO:     [USF-XSim-96     INFO:     [USF-XSim-97       launch_simulation:	sages Log Sages Log Sim completed XSim simulatic Time (s): cpu =	l. Design snapshot ' m ran for 1000ns 00:00:07 ; elapsed	top_tb_behav' loaded. = 00:00:18 . Memory (	(MB): peak =	837.703 ; gain	n = 20.168			?	
~										Cim	Time: 1 up

作業

• If clk=50Mhz, how to generate clk2=10 hz?

• If clk=100Mhz, how to generate clk2=50M hz?

作業

- 完成兩題除頻的模擬
- 將結果截圖,並加入解釋
- 5/28 10:00 前,以PDF 寄到 信箱 gain514@g.ncu.edu.tw
- 郵件主旨 數位邏輯設計\_你的名字